3

4

5

6

7

8

## **CLAIMS**

## What is claimed is:

_	-							
1	1.	Α	resource	aueue.	comp	r15	sın	g:

- (a) a plurality of entries, each entry having unique resources required for information processing;
  - (b) the plurality of entries allocated amongst a plurality of independent hardware threads such that the resources of more than one thread may be within the queue; and
  - (c) the entries allocated to one thread being capable of being interspersed among the entries allocated to another thread.

3

4

3

4

5

6

2

3

- 1 2. The resource queue of claim 1, further comprising:
- (a) a first entry of one thread being capable of wrapping around the 2 3 last entry of the same thread.
- 3. The queue of claim 1, further comprising: 1
  - a head pointer and a tail pointer for at least one thread wherein (a) the head pointer is the first entry of the at least one thread and the tail pointer is the last entry of the at least one thread, and
  - one of the unique resources is a bank number to indicate how (b) many times the head pointer has wrapped around the tail pointer in order to maintain an order of the resources for the at least one thread.
  - 4. The resource queue of claim 3, further comprising:
    - at least one free pointer for the at least one thread indicating an (a) entry in the queue available for resources of the at least one thread.
- 5. The queue of claim 1, wherein the information processing further 1 comprises: 2
  - an out-of-order computer processor, and (a)
  - the resource queue may further comprise a load reorder queue (b) and/or a store reorder queue and/or a global completion table and or a branch information queue.

1	7.	A method of allocating a shared resource queue for multithreaded			
2		elect	tronic data processing, comprising:		
3		(a)	determining if the shared resource queue is empty for a		
4			particular thread;		
5		(b)	finding the first entry of a particular thread;		
6		(c)	determining if the first entry and a free entry of the particular		
7			thread are the same;		
8		(d)	if, not advancing the first entry to the free entry;		
9		(e)	incrementing a bank number if the first entry passes the last		
10			entry before it finds the free entry;		
<u>1</u> 1		(f)	allocating the next free entry by storing resources for the		
			particular thread.		
ğ					
† <b>1</b>	8.	The	method of claim 7, further comprising deallocating multithreaded		
<b>∏ 2</b>		reso	urces in the shared resource queue, comprising:		
3 3 4 5 5 6		(a)	locating the last entry in the shared resource queue pertaining		
<b>5</b> 4			to the particular thread;		
<b>與</b> 5		(b)	determining if the last entry is also the first entry for the		
를 6 급			particular thread;		
7		(c)	if not, finding the next entry pertaining to the particular thread;		
8		(d)	determining if the bank number of the next entry is the same as		
9			the last entry and if so, deallocating the next entry by marking		
10			the resources as invalid; and		
11		(e)	if not, then skipping over the next entry and decrementing the		
12			bank number;		
13		(f)	finding the next previous entry pertaining to the particular		
14			thread.		

5

6

(b)

(c)

threads:

means to decode said instructions;

9. The method of claim 7, further comprising flushing the shared 1 2 resource queue, comprising the steps of: 3 (a) setting a flush point indicative of an oldest entry to be deallocated pertaining to the particular thread; and 4 (b) invalidating all entries between the head pointer and the flush 5 point which have the same and greater bank number than the 6 7 bank number of the flush point. A shared resource mechanism in a hardware multithreaded pipeline 10. 1 processor, said pipeline processor simultaneously processing a 2 plurality of threads, said shared resource mechanism comprising: (a) a dispatch stage of said pipeline processor; at least one shared resource queue connected to the dispatch (b) stage; dispatch control logic connected to the dispatch stage and to the (c) at least one shared resource queue; and an issue queue of said pipeline processor connected to said (d) dispatch stage and to the at least one shared resource queue; wherein the at least one shared resource queue allocates and 12 deallocates resources for at least two of said plurality of threads passing into said issue queues in response to the dispatch control logic. 13 1 11. An apparatus to enhance processor efficiency, comprising: means to fetch instructions from a plurality of threads into a 2 (a) 3 hardware multithreaded pipeline processor;

means to distinguish said instructions into one of a plurality of

	7	(d)	means to allocate a plurality of entries in at least one shared	
1	8		resource between at least two of the plurality of threads;	
9	9	(e)	means to determine if said instructions have sufficient private	
10	O		resources and at least one shared resource queue for	
1.	1		dispatching said instructions;	
1:	2	(f)	means to dispatch said instructions;	
13	3	(g)	means to deallocate said entries in said at least one shared	
1	4		resource when one of said at least two threads are dispatched;	
1	5	(h)	means to execute said instructions and said resources for the	
1	5		one of said at least two threads.	
7				
	<b>1</b> 12.	The apparatus of claim 11, further comprising:		
	2	(a)	means to flush the at least one shared resource of all of said	
	3		entries pertaining to the one of said at least two threads.	
	<b>1</b> 13.	A co	mputer processing system, comprising:	
	1 13. 2	A coi	mputer processing system, comprising: a central processing unit;	
2				
3	2	(a)	a central processing unit;	
;	2 3	(a)	a central processing unit; a semiconductor memory unit attached to said central	
	2 3 4	(a) (b)	a central processing unit; a semiconductor memory unit attached to said central processing unit;	
: :	2 3 4 5	(a) (b) (c)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory;	
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	2 3 4 5	(a) (b) (c)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory; a keyboard/pointing device controller attached to said central	
	2 3 4 5 6 7	(a) (b) (c)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory; a keyboard/pointing device controller attached to said central processing unit for attachment to a keyboard and/or a pointing	
	2 3 4 5 6 7 8	(a) (b) (c)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory; a keyboard/pointing device controller attached to said central processing unit for attachment to a keyboard and/or a pointing device for a user to interact with said computer processing	
	2 3 4 5 6 7 8 9	(a) (b) (c) (d)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory; a keyboard/pointing device controller attached to said central processing unit for attachment to a keyboard and/or a pointing device for a user to interact with said computer processing system;	
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	2 3 4 5 6 7 8 9	(a) (b) (c) (d)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory; a keyboard/pointing device controller attached to said central processing unit for attachment to a keyboard and/or a pointing device for a user to interact with said computer processing system; a plurality of adapters connected to said central processing unit	
10 11	2 3 4 5 6 7 8 9 0	(a) (b) (c) (d)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory; a keyboard/pointing device controller attached to said central processing unit for attachment to a keyboard and/or a pointing device for a user to interact with said computer processing system; a plurality of adapters connected to said central processing unit to connect to at least one input/output device for purposes of	
101111111111111111111111111111111111111	2 3 4 5 6 7 8 9 0 1 2 3	(a) (b) (c) (d)	a central processing unit; a semiconductor memory unit attached to said central processing unit; at least one memory drive capable of having removable memory; a keyboard/pointing device controller attached to said central processing unit for attachment to a keyboard and/or a pointing device for a user to interact with said computer processing system; a plurality of adapters connected to said central processing unit to connect to at least one input/output device for purposes of communicating with other computers, networks, peripheral	

2

1

16		threads of execution, said pipelined processor comprising a
17		fetch stage, a decode stage, and a dispatch stage; and
18	(g)	at least one shared resource queue within said central
19		processing unit, said shared resource queue having a plurality
20		of entries pertaining to more than one thread in which entries
21		pertaining to different threads are interspersed among each
22		other.

- 14. The computer processor of claim 13 wherein a first entry of one thread may be located after a last entry of said one thread.
- 15. The computer processor of claim 14, wherein the hardware multithreaded pipelined processor in the central processing unit is an out-of-order processor.